

# Computer Architecture

# 计算机体系结构

---

## Lecture 3. Instruction-Level Parallelism I

## 第三讲、指令级并行 I

Chao Li, PhD.

李超 博士

SJTU-SE346, Spring 2019

# Review

---

- ISA, micro-architecture, physical design
- Evolution of ISA
- CISC vs RISC, IA32 and x86
- MIPS instruction fields
- Machine interface, user ISA and system ISA
- Good interface design
- Hardware elements
- Simple MIPS pipeline
- Pipeline speedup and pipeline design challenge

# Outlines

---

- Pipeline Hazards
- Dynamic Scheduling: Scoreboarding
- Dynamic Scheduling: Tomasulo's Alg.

# Problems with Simple Pipeline

## View 1:

	<i>time</i>	t0	t1	t2	t3	t4	t5	...
l <sub>1</sub> : r1 ← (r0) + 10		IF1	ID1	EX1	MA1	WB1		
l <sub>2</sub> : r2 ← (r1) + 20			IF2	ID2	ID2	ID2	ID2	EX2
l <sub>3</sub> : r3 ← r4 + r5				IF3	IF3	IF3	IF3	ID3

Stalled Stages

## View 2:

	<i>time</i>	t0	t1	t2	t3	t4	t5	t6	...
Hardware Resource	IF	l1	l2	l3	l3	l3	l3		
	ID		l1	l2	l2	l2	l2	l3	
	EX			l1	bubble	bubble	bubble	l2	
	MA				l1	bubble	bubble	bubble	
	WB					l1	bubble	bubble	

Pipeline **stalls** (add bubble) to avoid hazards

# Dependency and Hazards

---

- Dependence:
  - Reflects original program order (which affects execution results)
  - Indicates the possibility for a hazard
  - Determines the degree of parallelism
- Dependences are a property of **programs**
  - May not cause hazard with well-designed pipeline
- Hazards are properties of the **hardware organization**
  - Caused by reordered instruction, overlapped execution, etc.
- Three types of dependences:
  - **data**, **name**, and **control**

# Data Dependence

---

- (True) Data dependences
  - Instruction  $i$  produces a result that may be used by instruction  $j$ , or
  - Instruction  $j$  is data dependent on instruction  $k$ , and instruction  $k$  is data dependent on instruction  $i$ .
- There is data exchange for true data dependence

$$\mathbf{c = a + b}$$



$$\mathbf{e = c + d}$$

- Easy to determine for registers (at the decode stage)
- Hard for memory location (require effective address)

10(R1) == 20(R2) ? 10(R1) != 10(R1) ?

*Q: pipeline hazards due to memory data dependences?*

# Name Dependence

---

- **Name dependence:** two instructions use the same register or memory location (called a **name**) but don't actually exchange data. **(but reuse storage locations)**
- **Anti-dependence**
  - Instruction  $j$  writes a register or memory location that instruction  $i$  reads from (instruction  $i$  is executed first)
- **Output dependence**
  - Instruction  $i$  and instruction  $j$  write the same register or memory location (must preserve program order)

$$a = b + c$$


$$b = c + d$$

Anti-dependence

$$a = b + c$$


$$a = d + e$$

Output dependence

# Summary of Possible Data Hazards

- **RAW** (read after write) Hazard: *Instr j gets the old value*

Instr i : $r3 \leftarrow (r1) \text{ op } (r2)$	<b>(Data-Dependence)</b>
Instr j : $r5 \leftarrow (r3) \text{ op } (r4)$	

- **WAR** (write after read) Hazard: *Inst i gets the new value*

Instr i : $r3 \leftarrow (r1) \text{ op } (r2)$	<b>(Anti-Dependence)</b>
Instr j : $r1 \leftarrow (r4) \text{ op } (r5)$	

*Q: possible for a typical pipeline ?*

- **WAW** (write after write) Hazard: *produce wrong results*

Instr i : $r3 \leftarrow (r1) \text{ op } (r2)$	<b>(Output-Dependence)</b>
Instr j : $r3 \leftarrow (r4) \text{ op } (r5)$	

*Q: possible for a typical pipeline ?*



# Control Dependence

---

- Instructions are often controlled by some set of branches

```
if p1 {  
    S1;
```

```
}
```

```
S;
```

```
If p2 {  
    S2;
```

```
}
```

s1 is control dependent on p1

s2 is control dependent on p2

s is neither control dependent on p1 nor p2

- Can be viewed as a form of RAW hazard

*Q: how do you understand this ?*

# Instruction Dependency and Pipeline Hazard

---


- Instruction  $i$  may need a resource being used by a later instruction  $j$ 
  - May cause **structural hazard** (Q: how to avoid this?)
- Instruction  $i$  may produce a result that is needed by a later instruction  $j$ 
  - May cause **data hazard** (a.k.a **pipeline data hazard**)
- Instruction  $i$  may determine the next instruction to be executed
  - May cause **control hazard**

# Overcoming Data Hazards

- Hidden data hazards with **bypassing** or **forwarding**:
  - If data is available somewhere in the data path provide a bypass (forwarding path) to get it to the right stage

$r3 \leftarrow (r1) \text{ op } (r2)$

$r5 \leftarrow (r3) \text{ op } (r4)$





# Overcoming Data Hazards

- Freeze earlier stages until the data becomes available:
  - The hardware mechanism to detect a data hazard and stall the pipeline is referred to as **pipeline interlock**

$r2 \leftarrow M[(r1) + 10]$

$r4 \leftarrow (r2) \text{ op } (r3)$





# Outlines

---



- Pipeline Hazards
- Dynamic Scheduling: Scoreboarding
- Dynamic Scheduling: Tomasulo's Alg.

# FU and Structure Hazards

- A **functional unit (FU)** is a basic processing element that computes some results based on its inputs.
  - Adders, multipliers, ALUs, register files, load/store units, etc.
- Different types of FUs:
  - 1. FU with a single clock tick of execution time
  - 2. FU with  $n$  clock ticks of execution time, non-pipelined
  - 3. FU with  $n$  clock ticks of execution time, pipelined
  - 4. FU with variable execution time, non-overlapped
  - 5. FU with variable execution time, overlapped



# Long-Latency Operations



# Dynamic Scheduling and Out-of-order Execution

---

- Idea: Dynamic HW control of hazard and issue
- Implementation: two classical approaches
  - Control-centric: Scoreboarding
  - Data-centric: Tomasulo's algorithm
- Variants of these schemes are also seen today

**In-order execution:**  
(statically scheduled)

1. lw \$3, 100(\$4)
2. add \$2, \$3, \$4
3. sub \$5, \$6, \$7

in execution, cache miss  
waits until the miss is satisfied  
waits for the add

**Out-of-order execution:**  
(dynamically scheduled)

1. lw \$3, 100(\$4)
3. sub \$5, \$6, \$7
2. add \$2, \$3, \$4

in execution, cache miss  
can execute during the cache miss  
waits until the miss is satisfied




# CDC 6600

---

- Mainframe supercomputer in 1964
- 10 parallel functional units (FUs) that are not pipelined
  - 4 floating-point units: 2 Multipliers, 1 adder, 1 divider



# Scoreboarding



- **Scoreboard:** A central control to prevent hazard
  - **Issue:** check for structural/WAW hazard; stall issue until clear
  - **Read operands:** read operands if no RAW hazards
  - **Execution:** followed by notification to scoreboard
  - **Write result:** checks for WAR; stall write until clear

# Scoreboard Components

---

- Instruction status – which of the 4 steps the instruction is in
- Functional unit status – 9 fields
  - $Op$  : Operation to perform in the unit
  - $Fi$  : Destination register number
  - $Fj, Fk$  : Source register number
  - $Qj, Qk$  : Functional units producing  $Fj, Fk$ .
  - $Rj, Rk$  : Flags indicating when  $Fj, Fk$  are ready
  - $Busy$  : Indicates whether the unit is busy or not
- Register results status
  - Indicates which functional unit will write each register, if one exists. Blank when no pending instructions that will write that register.

# Scoreboard Example

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	RO	EX	WR

Execution complete

## Register Results Status

F0	
F2	
F4	
F6	
F8	
F10	

## Functional Unit Status

		Dest.	S1	S2	FU for j	FU for k	Fj ok?	Fk ok?		
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

Assumptions: Load (2 cycles), Add (2 cycles), Mult(10 cycles), Divi (40 cycles)

# Scoreboard Example: Cycle 1

## Instruction Status

		$j$	$k$
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	RO	EX	WR
C1			

## Register Results Status

F0	
F2	
F4	
F6	Integer
F8	
F10	

## Functional Unit Status

		Dest.	S1	S2	FU for $j$	FU for $k$	$F_j$ ok?	$F_k$ ok?		
Time	Name	Busy	Op	$F_i$	$F_j$	$F_k$	$Q_j$	$Q_k$	$R_j$	$R_k$
	Integer	Yes	LD	F6		R2				Yes
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

*Q: can we issue MUL.D?*

# Scoreboard Example: Cycle 2

## Instruction Status

		$j$	$k$
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	RO	EX	WR
C1	C2		

## Register Results Status

F0	
F2	
F4	
F6	Integer
F8	
F10	

## Functional Unit Status

		Dest.	S1	S2	FU for $j$	FU for $k$	F $_j$ ok?	F $_k$ ok?		
Time	Name	Busy	Op	F $_i$	F $_j$	F $_k$	Q $_j$	Q $_k$	R $_j$	R $_k$
	Integer	Yes	LD	F6		R2				Yes
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

*MUL.D can't issue due to in-order issue!*

# Scoreboard Example: Cycle 3

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	RO	EX	WR
C1	C2	C3	

## Register Results Status

F0	
F2	
F4	
F6	Integer
F8	
F10	

## Functional Unit Status

		Dest.	S1	S2	FU for j	FU for k	Fj ok?	Fk ok?		
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Integer	Yes	LD	F6		R2				Yes
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

# Scoreboard Example: Cycle 4

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	RO	EX	WR
C1	C2	C3	C4

## Register Results Status

F0	
F2	
F4	
F6	Integer
F8	
F10	

## Functional Unit Status

		Dest.	S1	S2	FU for j	FU for k	Fj ok?	Fk ok?		
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Integer	Yes	LD	F6		R2				Yes
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								



# Scoreboard Example: Cycle 5

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	RO	EX	WR
C1	C2	C3	C4
C5			

## Register Results Status

F0	
F2	Integer
F4	
F6	
F8	
F10	

## Functional Unit Status

		Dest.	S1	S2	FU for j	FU for k	Fj ok?	Fk ok?		
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Integer	Yes	LD	F2		R3				Yes
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

# Scoreboard Example: Cycle 6

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	RO	EX	WR
C1	C2	C3	C4
C5	C6		
C6			

## Register Results Status

F0	Mult1
F2	Integer
F4	
F6	
F8	
F10	

## Functional Unit Status

		Dest.	S1	S2	FU for j	FU for k	Fj ok?	Fk ok?		
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Integer	Yes	LD	F2		R3				Yes
	Mult1	Yes	ML	F0	F2	F4	Integer		No	Yes
	Mult2	No								
	Add	No								
	Divide	No								

# Scoreboard Example: Cycle 7

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	RO	EX	WR
C1	C2	C3	C4
C5	C6	C7	
C6			
C7			

## Register Results Status

F0	Mult1
F2	Integer
F4	
F6	
F8	Add
F10	

## Functional Unit Status

		Dest.	S1	S2	FU for j	FU for k	Fj ok?	Fk ok?		
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Integer	Yes	LD	F2		R3				Yes
	Mult1	Yes	ML	F0	F2	F4	Integer		No	Yes
	Mult2	No								
	Add	Yes	SU	F8	F6	F2		Integer	Yes	No
	Divide	No								

# Scoreboard Example: Cycle 8 - 1

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	RO	EX	WR
C1	C2	C3	C4
C5	C6	C7	C8
C6			
C7			

## Register Results Status

F0	Mult1
F2	Integer
F4	
F6	
F8	Add
F10	

## Functional Unit Status

Time	Name	Dest.	S1	S2	FU for j	FU for k	Fj ok?	Fk ok?	
									Busy
	Integer								
	Mult1		ML	F0	F2	F4		Yes	Yes
	Mult2								
	Add		SU	F8	F6	F2		Yes	Yes
	Divide								

# Scoreboard Example: Cycle 8 - 2

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	RO	EX	WR
C1	C2	C3	C4
C5	C6	C7	C8
C6			
C7			
C8			

## Register Results Status

F0	Mult1
F2	Integer
F4	
F6	
F8	Add
F10	Divide

## Functional Unit Status

Time	Name	Dest.		S1	S2	FU for j	FU for k	Fj ok?	Fk ok?	
		Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
	Mult1	Yes	ML	F0	F2	F4			Yes	Yes
	Mult2	No								
	Add	Yes	SU	F8	F6	F2			Yes	Yes
	Divide	Yes	DI	F10	F0	F6	Mult1		No	Yes

# Scoreboard Example: Cycle 9

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	RO	EX	WR
C1	C2	C3	C4
C5	C6	C7	C8
C6	C9		
C7	C9		
C8			

## Register Results Status

F0	Mult1
F2	
F4	
F6	
F8	Add
F10	Divide

## Functional Unit Status

Time	Name	Dest.	S1	S2	FU for j	FU for k	Fj ok?	Fk ok?
	Integer							
10	Mult1						Yes	Yes
	Mult2							
2	Add						Yes	Yes
	Divide				Mult1		No	Yes

# Scoreboard Example: Cycle 10

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	RO	EX	WR
C1	C2	C3	C4
C5	C6	C7	C8
C6	C9		
C7	C9		
C8			

## Register Results Status

F0	Mult1
F2	
F4	
F6	
F8	Add
F10	Divide

## Functional Unit Status

Time	Name	Dest.	S1	S2	FU for j	FU for k	Fj ok?	Fk ok?
	Integer							
9	Mult1						Yes	Yes
	Mult2							
1	Add						Yes	Yes
	Divide				Mult1		No	Yes

# Scoreboard Example: Cycle 11

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	RO	EX	WR
C1	C2	C3	C4
C5	C6	C7	C8
C6	C9		
C7	C9	C11	
C8			

## Register Results Status

F0	Mult1
F2	
F4	
F6	
F8	Add
F10	Divide

## Functional Unit Status

Time	Name	Dest.		S1	S2	FU for j	FU for k	Fj ok?	Fk ok?
		Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj
	Integer	No							
8	Mult1	Yes	ML	F0	F2	F4		Yes	Yes
	Mult2	No							
0	Add	Yes	SU	F8	F6	F2		Yes	Yes
	Divide	Yes	DI	F10	F0	F6	Mult1	No	Yes



# Scoreboard Example: Cycle 12

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	RO	EX	WR
C1	C2	C3	C4
C5	C6	C7	C8
C6	C9		
C7	C9	C11	C12
C8			

## Register Results Status

F0	Mult1
F2	
F4	
F6	
F8	Add
F10	Divide

## Functional Unit Status

Time	Name	Dest.	S1	S2	FU for j	FU for k	Fj ok?	Fk ok?	
									Busy
	Integer								
7	Mult1		ML	F0	F2	F4		Yes	Yes
	Mult2								
	Add								
	Divide		DI	F10	F0	F6	Mult1	No	Yes

# Scoreboard Example: Cycle 13

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	RO	EX	WR
C1	C2	C3	C4
C5	C6	C7	C8
C6	C9		
C7	C9	C11	C12
C8			
C13			

## Register Results Status

F0	Mult1
F2	
F4	
F6	Add
F8	
F10	Divide

## Functional Unit Status

Time	Name	Busy	Op	Dest.	S1	S2	FU for j	FU for k	Fj ok?	Fk ok?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
6	Mult1	Yes	ML	F0	F2	F4			Yes	Yes
	Mult2	No								
	Add	Yes	AD	F6	F8	F2			Yes	Yes
	Divide	Yes	DI	F10	F0	F6	Mult1		No	Yes

# Scoreboard Example: Cycle 14

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	RO	EX	WR
C1	C2	C3	C4
C5	C6	C7	C8
C6	C9		
C7	C9	C11	C12
C8			
C13	C14		

## Register Results Status

F0	Mult1
F2	
F4	
F6	Add
F8	
F10	Divide

## Functional Unit Status

Time	Name	Dest.	S1	S2	FU for j	FU for k	Fj ok?	Fk ok?
	Integer							
5	Mult1						Yes	Yes
	Mult2							
2	Add						Yes	Yes
	Divide				Mult1		No	Yes

# Scoreboard Example: Cycle 15

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	RO	EX	WR
C1	C2	C3	C4
C5	C6	C7	C8
C6	C9		
C7	C9	C11	C12
C8			
C13	C14		

## Register Results Status

F0	Mult1
F2	
F4	
F6	Add
F8	
F10	Divide

## Functional Unit Status

Time	Name	Dest.	S1	S2	FU for j	FU for k	Fj ok?	Fk ok?
	Integer							
4	Mult1						Yes	Yes
	Mult2							
1	Add						Yes	Yes
	Divide				Mult1		No	Yes

# Scoreboard Example: Cycle 16

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	RO	EX	WR
C1	C2	C3	C4
C5	C6	C7	C8
C6	C9		
C7	C9	C11	C12
C8			
C13	C14	C16	

## Register Results Status

F0	Mult1
F2	
F4	
F6	Add
F8	
F10	Divide

## Functional Unit Status

Time	Name	Dest.	S1	S2	FU for j	FU for k	Fj ok?	Fk ok?
	Integer							
3	Mult1						Yes	Yes
	Mult2							
0	Add						Yes	Yes
	Divide				Mult1		No	Yes

# Scoreboard Example: Cycle 17

## Instruction Status

		$j$	$k$
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	RO	EX	WR
C1	C2	C3	C4
C5	C6	C7	C8
C6	C9		
C7	C9	C11	C12
C8			
C13	C14	C16	

## Register Results Status

F0	Mult1
F2	
F4	
F6	Add
F8	
F10	Divide

## Functional Unit Status

Time	Name	Busy	Op	Dest.	S1	S2	FU for j	FU for k	Fj ok?	Fk ok?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
2	Mult1	Yes	ML	F0	F2	F4			Yes	Yes
	Mult2	No								
	Add	Yes	AD	F6	F8	F2			Yes	Yes
	Divide	Yes	DI	F10	F0	F6	Mult1		No	Yes

**ADDD can't write because of DIV.D WAR!**

# Scoreboard Example: Cycle 18

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	RO	EX	WR
C1	C2	C3	C4
C5	C6	C7	C8
C6	C9		
C7	C9	C11	C12
C8			
C13	C14	C16	

## Register Results Status

F0	Mult1
F2	
F4	
F6	Add
F8	
F10	Divide

## Functional Unit Status

Time	Name	Dest.	S1	S2	FU for j	FU for k	Fj ok?	Fk ok?	
									Busy
	Integer								
1	Mult1		F0	F2	F4			Yes	Yes
	Mult2								
	Add		F6	F8	F2			Yes	Yes
	Divide		F10	F0	F6	Mult1		No	Yes

# Scoreboard Example: Cycle 19

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	RO	EX	WR
C1	C2	C3	C4
C5	C6	C7	C8
C6	C9	C19	
C7	C9	C11	C12
C8			
C13	C14	C16	

## Register Results Status

F0	Mult1
F2	
F4	
F6	Add
F8	
F10	Divide

## Functional Unit Status

Time	Name	Dest.	S1	S2	FU for j	FU for k	Fj ok?	Fk ok?
	Integer							
0	Mult1						Yes	Yes
	Mult2							
	Add						Yes	Yes
	Divide				Mult1		No	Yes



# Scoreboard Example: Cycle 20

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	RO	EX	WR
C1	C2	C3	C4
C5	C6	C7	C8
C6	C9	C19	C20
C7	C9	C11	C12
C8			
C13	C14	C16	

## Register Results Status

F0	Mult1
F2	
F4	
F6	Add
F8	
F10	Divide

## Functional Unit Status

Time	Name	Dest.		S1	S2	FU for j	FU for k	Fj ok?	Fk ok?
		Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj
	Integer	No							
	Mult1	No							
	Mult2	No							
	Add	Yes	AD	F6	F8	F2		Yes	Yes
	Divide	Yes	DI	F10	F0	F6		Yes	Yes

# Scoreboard Example: Cycle 21

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	RO	EX	WR
C1	C2	C3	C4
C5	C6	C7	C8
C6	C9	C19	C20
C7	C9	C11	C12
C8	C21		
C13	C14	C16	

## Register Results Status

F0	
F2	
F4	
F6	Add
F8	
F10	Divide

## Functional Unit Status

Time	Name	Dest.	S1	S2	FU for j	FU for k	Fj ok?	Fk ok?	
									Busy
	Integer								
	Mult1								
	Mult2								
	Add		AD	F6	F8	F2		Yes	Yes
40	Divide		DI	F10	F0	F6		Yes	Yes

# Scoreboard Example: Cycle 22

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	RO	EX	WR
C1	C2	C3	C4
C5	C6	C7	C8
C6	C9	C19	C20
C7	C9	C11	C12
C8	C21		
C13	C14	C16	C22

## Register Results Status

F0	
F2	
F4	
F6	Add
F8	
F10	Divide

## Functional Unit Status

Time	Name	Dest.	S1	S2	FU for j	FU for k	Fj ok?	Fk ok?	
									Busy
	Integer								
	Mult1								
	Mult2								
	Add								
39	Divide		DI	F10	F0	F6		Yes	Yes

# Scoreboard Example: Cycle 23

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	RO	EX	WR
C1	C2	C3	C4
C5	C6	C7	C8
C6	C9	C19	C20
C7	C9	C11	C12
C8	C21		
C13	C14	C16	C22

## Register Results Status

F0	
F2	
F4	
F6	
F8	
F10	Divide

## Functional Unit Status

Time	Name	Dest.	S1	S2	FU for j	FU for k	Fj ok?	Fk ok?	
									Busy
	Integer								
	Mult1								
	Mult2								
	Add								
39	Divide		DI	F10	F0	F6		Yes	Yes

# Scoreboard Example: Cycle 61

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	RO	EX	WR
C1	C2	C3	C4
C5	C6	C7	C8
C6	C9	C19	C20
C7	C9	C11	C12
C8	C21	C61	
C13	C14	C16	C22

## Register Results Status

F0	
F2	
F4	
F6	
F8	
F10	Divide

## Functional Unit Status

Time	Name	Dest.	S1	S2	FU for j	FU for k	Fj ok?	Fk ok?	
									Busy
	Integer								
	Mult1								
	Mult2								
	Add								
0	Divide		DI	F10	F0	F6		Yes	Yes

# Scoreboard Example: Cycle 62

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	RO	EX	WR
C1	C2	C3	C4
C5	C6	C7	C8
C6	C9	C19	C20
C7	C9	C11	C12
C8	C21	C61	C62
C13	C14	C16	C22

## Register Results Status

F0	
F2	
F4	
F6	
F8	
F10	Divide

## Functional Unit Status

Time	Name	Dest.	S1	S2	FU for j	FU for k	Fj ok?	Fk ok?
	Integer							
	Mult1							
	Mult2							
	Add							
0	Divide							

# Outlines

---


- Pipeline Hazards
- Dynamic Scheduling: Scoreboarding
- Dynamic Scheduling: Tomasulo's Alg.

# Early History

---

Then-CEO Thomas Watson Jr. wrote a memo to his employees:

"Last week, Control Data ... announced the 6600 system. I understand that in the laboratory developing the system there are only 34 people including the janitor.




I fail to understand why we have lost our industry leadership position by letting someone else offer the world's most powerful computer.




# IBM 360/91

---

- Announced in 1964 as a competitor to CDC 6600
- Dynamically scheduling FP unit (Tomasulo's algorithm)
  - It only had 2 FUs: 1 adder and 1 multiplier/divider
- Pipelined rather than multiple functional units
  - Adder support 3 instructions and Multiplier supports 2 instructions
  - In this class we discuss the alg. as if there were multiple FUs



# Basic Structure Implementing Tomasulo's Alg.



**CDB:**  
data + source tag  
("come from" bus)

# Reservation Stations

---

- Reservation stations (RS)
  - Fetches and buffers an operand as soon as it is available
  - When all operands are present, enable the associated FU
- Load/Store buffers
  - Load and Stores are treated as FUs with RSs as well
  - Behave almost exactly like reservation stations
- Both reservation stations and load/store buffers have **tags**
  - Essentially names for a set of virtual registers used in renaming
  - Shows which unit produces a result needed as a source operand

# Register Renaming

---

- Registers in instructions are replaced by tags or pointers to reservation stations(RS) - called **register renaming**
- Register renaming eliminates name dependences
- Structural hazards:
  - A free reservation station of the right type must be available
  - Multiple reservation stations may compete for a shared FU
- More reservation stations than registers
  - Offer optimizations that compilers cannot

# Tomasulo's Algorithm:

---

- Reservation Station Fields
  - $Op$  : Operation to perform in the unit
  - $V_j, V_k$  : Value of source operands
  - $Q_j, Q_k$  : RS producing source registers
  - $Busy$  : Indicates RS or FU is busy
- Instruction Status (Three stages)
  - Issue: get instruction from FP Op Queue (in-order)
  - Execution: operate on operand (may be out of order)
  - Write result: finish execution (may be out of order)
- Data flow approach: operations proceed as soon as their operands are available (instruction wake up)

# Tomasulo Example

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	EX	WR

Execution start

## Register Results

F0
F2
F4
F6
F8
F10

## Reservation Stations

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
Add1	No						
Add2	No						
Add3	No						
Mult1	No						
Mult2	No						

	<i>Busy</i>	<i>Addr.</i>
Load1	No	
Load2	No	
Load3	No	

## Load Buffer

Assumptions: Load (2 cycles), Add (2 cycles), Mult(10 cycles), Divi (40 cycles)

# Tomasulo Example: Cycle 1

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

	IS	EX	WR
	C1		

## Register Results Status

F0	
F2	
F4	
F6	Load1
F8	
F10	

## Reservation Stations

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

	<i>Busy</i>	<i>Addr</i>
Load1	Yes	34+R2
Load2	No	
Load3	No	

## Load Buffer

# Tomasulo Example: Cycle 2

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	EX	WR
C1	C2	
C2		

## Register Results Status

F0	
F2	Load2
F4	
F6	Load1
F8	
F10	

## Reservation Stations

Time	Name	Busy	Op	<i>V<sub>j</sub></i>	<i>V<sub>k</sub></i>	<i>Q<sub>j</sub></i>	<i>Q<sub>k</sub></i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

	Busy	Addr.
Load1	Yes	34+R2
Load2	Yes	45+R3
Load3	No	

## Load Buffer



# Tomasulo Example: Cycle 3

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	EX	WR
C1	C2	
C2	C3	
C3		

## Register Results Status

F0	Mult1
F2	Load2
F4	
F6	Load1
F8	
F10	

## Reservation Stations

Time	Name	Busy	Op	<i>V<sub>j</sub></i>	<i>V<sub>k</sub></i>	<i>Q<sub>j</sub></i>	<i>Q<sub>k</sub></i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	Yes	ML		R[F4]	Load2	
	Mult2	No					

	Busy	Addr.
Load1	Yes	34+R2
Load2	Yes	45+R3
Load3	No	

## Load Buffer

# Tomasulo Example: Cycle 4

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	EX	WR
C1	C2	C4
C2	C3	
C3		
C4		

## Register Results Status

F0	Mult1
F2	Load2
F4	
F6	M[A1]
F8	Add1
F10	

## Reservation Stations

Time	Name	Busy	Op	<i>V<sub>i</sub></i>	<i>V<sub>k</sub></i>	<i>O<sub>i</sub></i>	<i>O<sub>k</sub></i>
	Add1	Yes	SU	M[A1]			Load2
	Add2	No					
	Add3	No					
	Mult1	Yes	ML		R[F4]	Load2	
	Mult2	No					

	Busy	Addr.
Load1	No	
Load2	Yes	45+R3
Load3	No	

## Load Buffer

# Tomasulo Example: Cycle 5

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

	IS	EX	WR
	C1	C2	C4
	C2	C3	C5
	C3		
	C4		
	C5		

## Register Results Status

F0	Mult1
F2	M[A2]
F4	
F6	M[A1]
F8	Add1
F10	Mult2

## Reservation Stations

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
2	Add1	Yes	SU	M[A1]	M[A2]		
	Add2	No					
	Add3	No					
10	Mult1	Yes	ML	M[A2]	R[F4]		
	Mult2	Yes	DI		M[A1]	Mult1	

	Busy	Addr.
Load1	No	
Load2	No	
Load3	No	

## Load Buffer

# Tomasulo Example: Cycle 6

## Instruction Status

		<i>j</i>	<i>k</i>	IS	EX	WR
1. LD	F6	34	R2	C1	C2	C4
2. LD	F2	45	R3	C2	C3	C5
3. MUL.D	F0	F2	F4	C3	C6	
4. SUB.D	F8	F6	F2	C4	C6	
5. DIV.D	F10	F0	F6	C5		
6. ADD.D	F6	F8	F2	C6		

## Register Results Status

F0	Mult1
F2	M[A2]
F4	
F6	Add2
F8	Add1
F10	Mult2

## Reservation Stations

Time	Name	Busy	Op	V <sub>j</sub>	V <sub>k</sub>	Q <sub>j</sub>	Q <sub>k</sub>
1	Add1	Yes	SU	M[A1]	M[A2]		
	Add2	Yes	AD		M[A2]	Add1	
	Add3	No					
9	Mult1	Yes	ML	M[A2]	R[F4]		
	Mult2	Yes	DI		M[A1]	Mult1	

	Busy	Addr.
Load1	No	
Load2	No	
Load3	No	

## Load Buffer

*Q: Issue ADD.D here despite name dependency on F6?*

# Tomasulo Example: Cycle 7

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	EX	WR
C1	C2	C4
C2	C3	C5
C3	C6	
C4	C6	
C5		
C6		

## Register Results Status

F0	Mult1
F2	M[A2]
F4	
F6	Add2
F8	Add1
F10	Mult2

## Reservation Stations

Time	Name	Busy	Op	V <sub>j</sub>	V <sub>k</sub>	Q <sub>j</sub>	Q <sub>k</sub>
0	Add1	Yes	SU	M[A1]	M[A2]		
	Add2	Yes	AD		M[A2]	Add1	
	Add3	No					
8	Mult1	Yes	ML	M[A2]	R[F4]		
	Mult2	Yes	DI		M[A1]	Mult1	

	Busy	Addr.
Load1	No	
Load2	No	
Load3	No	

## Load Buffer

# Tomasulo Example: Cycle 8

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	EX	WR
C1	C2	C4
C2	C3	C5
C3	C6	
C4	C6	C8
C5		
C6		

## Register Results Status

F0	Mult1
F2	M[A2]
F4	
F6	Add2
F8	M-M
F10	Mult2

## Reservation Stations

Time	Name	Busy	Op	V <sub>j</sub>	V <sub>k</sub>	Q <sub>j</sub>	Q <sub>k</sub>
	Add1	No					
2	Add2	Yes	AD	M-M	M[A2]		
	Add3	No					
7	Mult1	Yes	ML	M[A2]	R[F4]		
	Mult2	Yes	DI		M[A1]	Mult1	

	Busy	Addr.
Load1	No	
Load2	No	
Load3	No	

## Load Buffer

# Tomasulo Example: Cycle 9

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	EX	WR
C1	C2	C4
C2	C3	C5
C3	C6	
C4	C6	C8
C5		
C6	C9	

## Register Results Status

F0	Mult1
F2	M[A2]
F4	
F6	Add2
F8	M-M
F10	Mult2

## Reservation Stations

Time	Name	Busy	Op	V <sub>j</sub>	V <sub>k</sub>	Q <sub>j</sub>	Q <sub>k</sub>
	Add1	No					
1	Add2	Yes	AD	M-M	M[A2]		
	Add3	No					
6	Mult1	Yes	ML	M[A2]	R[F4]		
	Mult2	Yes	DI		M[A1]	Mult1	

	Busy	Addr.
Load1	No	
Load2	No	
Load3	No	

## Load Buffer

# Tomasulo Example: Cycle 10

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	EX	WR
C1	C2	C4
C2	C3	C5
C3	C6	
C4	C6	C8
C5		
C6	C9	

## Register Results Status

F0	Mult1
F2	M[A2]
F4	
F6	Add2
F8	M-M
F10	Mult2

## Reservation Stations

Time	Name	Busy	Op	V <sub>j</sub>	V <sub>k</sub>	Q <sub>j</sub>	Q <sub>k</sub>
	Add1	No					
0	Add2	Yes	AD	M-M	M[A2]		
	Add3	No					
5	Mult1	Yes	ML	M[A2]	R[F4]		
	Mult2	Yes	DI		M[A1]	Mult1	

	Busy	Addr.
Load1	No	
Load2	No	
Load3	No	

## Load Buffer



# Tomasulo Example: Cycle 11

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	EX	WR
C1	C2	C4
C2	C3	C5
C3	C6	
C4	C6	C8
C5		
C6	C9	C11

## Register Results Status

F0	Mult1
F2	M[A2]
F4	
F6	M-M+M
F8	M-M
F10	Mult2

## Reservation Stations

Time	Name	Busy	Op	V <sub>j</sub>	V <sub>k</sub>	Q <sub>j</sub>	Q <sub>k</sub>
	Add1	No					
	Add2	No					
	Add3	No					
4	Mult1	Yes	ML	M[A2]	R[F4]		
	Mult2	Yes	DI		M[A1]	Mult1	

	Busy	Addr.
Load1	No	
Load2	No	
Load3	No	

## Load Buffer

# Tomasulo Example: Cycle 12

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	EX	WR
C1	C2	C4
C2	C3	C5
C3	C6	
C4	C6	C8
C5		
C6	C9	C11

## Register Results Status

F0	Mult1
F2	M[A2]
F4	
F6	M-M+M
F8	M-M
F10	Mult2

## Reservation Stations

Time	Name	Busy	Op	V <sub>j</sub>	V <sub>k</sub>	Q <sub>j</sub>	Q <sub>k</sub>
	Add1	No					
	Add2	No					
	Add3	No					
3	Mult1	Yes	ML	M[A2]	R[F4]		
	Mult2	Yes	DI		M[A1]	Mult1	

	Busy	Addr.
Load1	No	
Load2	No	
Load3	No	

## Load Buffer

# Tomasulo Example: Cycle 13

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	EX	WR
C1	C2	C4
C2	C3	C5
C3	C6	
C4	C6	C8
C5		
C6	C9	C11

## Register Results Status

F0	Mult1
F2	M[A2]
F4	
F6	M-M+M
F8	M-M
F10	Mult2

## Reservation Stations

Time	Name	Busy	Op	V <sub>j</sub>	V <sub>k</sub>	Q <sub>j</sub>	Q <sub>k</sub>
	Add1	No					
	Add2	No					
	Add3	No					
2	Mult1	Yes	ML	M[A2]	R[F4]		
	Mult2	Yes	DI		M[A1]	Mult1	

	Busy	Addr.
Load1	No	
Load2	No	
Load3	No	

## Load Buffer

# Tomasulo Example: Cycle 14

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	EX	WR
C1	C2	C4
C2	C3	C5
C3	C6	
C4	C6	C8
C5		
C6	C9	C11

## Register Results Status

F0	Mult1
F2	M[A2]
F4	
F6	M-M+M
F8	M-M
F10	Mult2

## Reservation Stations

Time	Name	Busy	Op	<i>V<sub>j</sub></i>	<i>V<sub>k</sub></i>	<i>Q<sub>j</sub></i>	<i>Q<sub>k</sub></i>
	Add1	No					
	Add2	No					
	Add3	No					
1	Mult1	Yes	ML	M[A2]	R[F4]		
	Mult2	Yes	DI		M[A1]	Mult1	

	Busy	Addr.
Load1	No	
Load2	No	
Load3	No	

## Load Buffer

# Tomasulo Example: Cycle 15

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	EX	WR
C1	C2	C4
C2	C3	C5
C3	C6	
C4	C6	C8
C5		
C6	C9	C11

## Register Results Status

F0	Mult1
F2	M[A2]
F4	
F6	M-M+M
F8	M-M
F10	Mult2

## Reservation Stations

Time	Name	Busy	Op	V <sub>j</sub>	V <sub>k</sub>	Q <sub>j</sub>	Q <sub>k</sub>
	Add1	No					
	Add2	No					
	Add3	No					
0	Mult1	Yes	ML	M[A2]	R[F4]		
	Mult2	Yes	DI		M[A1]	Mult1	

	Busy	Addr.
Load1	No	
Load2	No	
Load3	No	

## Load Buffer

# Tomasulo Example: Cycle 16

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	EX	WR
C1	C2	C4
C2	C3	C5
C3	C6	C16
C4	C6	C8
C5		
C6	C9	C11

## Register Results Status

F0	M*R
F2	M[A2]
F4	
F6	M-M+M
F8	M-M
F10	Mult2

## Reservation Stations

Time	Name	Busy	Op	V <sub>j</sub>	V <sub>k</sub>	Q <sub>j</sub>	Q <sub>k</sub>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
40	Mult2	Yes	DI	M*R	M[A1]		

	Busy	Addr.
Load1	No	
Load2	No	
Load3	No	

## Load Buffer

# Tomasulo Example: Cycle 56

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	EX	WR
C1	C2	C4
C2	C3	C5
C3	C6	C16
C4	C6	C8
C5	C17	
C6	C9	C11

## Register Results Status

F0	M*R
F2	M[A2]
F4	
F6	M-M+M
F8	M-M
F10	Mult2

## Reservation Stations

Time	Name	Busy	Op	V <sub>j</sub>	V <sub>k</sub>	Q <sub>j</sub>	Q <sub>k</sub>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
0	Mult2	Yes	DI	M*R	M[A1]		

	Busy	Addr.
Load1	No	
Load2	No	
Load3	No	

## Load Buffer

# Tomasulo Example: Cycle 57

## Instruction Status

		<i>j</i>	<i>k</i>
1. LD	F6	34	R2
2. LD	F2	45	R3
3. MUL.D	F0	F2	F4
4. SUB.D	F8	F6	F2
5. DIV.D	F10	F0	F6
6. ADD.D	F6	F8	F2

IS	EX	WR
C1	C2	C4
C2	C3	C5
C3	C6	C16
C4	C6	C8
C5	C17	C57
C6	C9	C11

## Register Results Status

F0	M*R
F2	M[A2]
F4	
F6	M-M+M
F8	M-M
F10	M*R/M

## Reservation Stations

Time	Name	Busy	Op	V <sub>j</sub>	V <sub>k</sub>	Q <sub>j</sub>	Q <sub>k</sub>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					


	Busy	Addr.
Load1	No	
Load2	No	
Load3	No	

## Load Buffer

In-order issue, out-of-order execution, out-of-order completion



# Basic Structure Review



**CDB:**  
data + source tag  
("come from" bus)

# Tomasulo vs. Scoreboard

---

- **Key features of Tomasulo**
  - Reservation Stations (RS) for distributed control
  - Common Data Bus (CDB) broadcasts all results
  - Use tags to identify data values
- **Differences from Scoreboard**
  - Distributed hazard detection and control with RS
  - Results are bypassed to function unit
  - Common data bus for results

*Q: Structure hazard for Tomasulo?*

# Summary

---

- Pipeline stall and bubble
- Dependency and hazards
- RAW, WAR, WAW
- Forwarding and pipeline interlock
- Functional units
- Dynamic scheduling and OoO
- Scoreboarding
- Tomasulo's Algorithm